

22/20/22	
UTILITY	
PATENT APPLICATION	

Attorney Docket No 6318-0024-2

First Inventor or Application Identifier Gen SASAKI

Only for new nonprovisional applications under 37 CFR 1 53(b))	ie SIGNAL PROC	ESSIN	IG C	CIRCUIT OF IMAGE INPUT APPARATUS				
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent app	lication contents	ADDR	ES	Assistant Commissioner for Patents S TO: Box Patent Application Washington, DC 20231				
Fee Transmittal Form (e.g. PTO/SB/1 (Submit an original and a duplicate for fee product)	(7) cessing)			ACCOMPANYING APPLICATION PARTS				
		6.		Assignment Papers (cover sheet & document(s))				
2. ■ Specification Total Pa	ages 48	7.		37 C.F.R. §3.73(b) Statement   Power of Attorney (when there is an assignee)				
		8.		English Translation Document (if applicable)				
3. <b>I</b> Drawing(s) (35 U.S.C. 113) Total Sh	neets 14	9.		Information Disclosure Statement (IDS)/PTO-1449  Copies of IDS Citations				
		10.		Preliminary Amendment				
4.  Oath or Declaration Total Pa	ages 3	11.		White Advance Serial No. Postcard				
<ul> <li>a.  Newly executed (original)</li> </ul>		40		Small Entity Statement filed in prior				
<ul> <li>b.    ☐ Copy from a prior application (3)   (for continuation/divisional with box 15 c)</li> </ul>	7 C.F.R. §1.63(d))	12.		Statement(s) application. Status still proper and desired.				
<ol> <li>DELETION OF INVENTOR         Signed statement attached delets         in the prior application, see 37 C</li> </ol>	R(S)	13.		Certified Copy of Priority Document(s) (1) (if foreign priority is claimed)				
in the prior application, see 37 C 1 33(b).	F.R. §1.63(d)(2) and	14.		Other: Notice of Priority				
<ol> <li>Incorporation By Reference (usable if be The entire disclosure of the pror application, for or the disclosure of the accompanying application incorporated by reference therein</li> </ol>	ox 4B is checked) om which a copy of the s considered to be part ion and is hereby							
15. If a CONTINUING APPLICATION, check ap	propriate box, and supp	ly the re	equis	ite information below.				
□ Continuation □ Divisional	□ Continuation-	in-part	(CII	P) of prior application no.:				
Prior application information: Examiner:				Group Art Unit:				
6. Amend the specification by inserting before	the first line the se	ntence						
☐ This application is a ☐ Continuation ☐ Division ☐ Continuation-in-part (CIP) of application Serial No. Filed on								
□ This application claims priority of provisional application Serial No. Filed								
17. CORRESPONDENCE ADDRESS  OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.  FOLIR HI FLOOD  1755 JEFFERSO DAVIS HIGHWAY ARLINGTON, VIRGINIA 2020  (703) 413-3000  FACSIMILE: (703) 413-2220								

Name:	Marvin J. Spivak	Registration No.:	24,913
Signature:	Chm Monus	Date:	2/15/00
Name:	C. Irvin McClelland Registration Number 21 124	Registration No.:	

10

15

# TITLE OF THE INVENTION

Signal Processing Circuit of Image Input Apparatus

#### BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a signal processing circuit of an image input apparatus that converts signals in predetermined units arranged in two dimensions, which are obtained usually by an image pickup device in the image input apparatus, such as digital still cameras.

# Description of the Background Art

Conventionally, image photographed by a digital camera has been subjected to image processing such as rotation, reflection, and conversion of arrangement of color components. At that time, the photographed image data is read in a CPU contained in the digital camera, and the mentioned image processing is conducted in the CPU by software.

Consider now a CPU that has a 32-bit register and thus expresses one pixel of an image data in units of one byte (8 bits) or the like. When this image data is subjected to the mentioned image processing by software, the processing unit of the CPU (32 bits) does not match the unit of pixels (8 bits). Therefore, after the image data is decomposed on a plurality of registers within the CPU, and then rotated, for example, a 32-bit data (hereinafter referred to as "word data") is reconfigured on the registers. That is, 24 dummy bits are added to an 8-bit image data, to obtain a 32-bit image data. This image data is stored in memory or a storage medium, and then read in the CPU in order to conduct processing. After the processing is completed, the image data is returned to a 8-bit data for preservation. As a result, this processing requires many data conversion processing between a word data and a one-byte data, thereby increasing processing time.

25

10

15

20

#### SUMMARY OF THE INVENTION

According to a first aspect of the invention, a signal processing circuit in an image input apparatus which stores, in storage units of a main memory, a unit image signal in predetermined units that is obtained by an image pickup device and arranged in two dimensions, the signal processing circuit reading and processing the unit image signal stored in the main memory, and the signal processing circuit comprises first and second storage means provided with a plurality of storage regions of the same number of bits as the unit image signal, wherein: the storage regions of the first storage means and the storage regions of the second storage means are connected one another, such that an array of the unit image signal stored in the main memory is stored in the storage regions of the second storage means in a state of being rotated 90 degrees clockwise, alternatively, 90 degrees counterclockwise, through proceeding that the unit image signal stored in the main memory is transferred and stored in the storage regions of the first storage means, and then the unit image signal stored in the storage regions of the first storage means is transferred and stored in the storage regions of the first storage means is

According to a second aspect, a signal processing circuit of an image input apparatus comprises first and second storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in the image input apparatus and arranged in two dimensions, wherein the storage regions of the first storage means and the storage regions of the second storage means are directly connected one another by a predetermined connecting line, such that an array of the unit image signal stored in the storage regions of the first storage means is reflected about a centerline of the array, to be stored in the storage regions of the second storage means.

According to a third aspect, a signal processing circuit of an image input

10

15

20

apparatus comprises first and second register groups provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in the image input apparatus and arranged in two dimensions, the first and second register groups having first to fourth registers, respectively, the first to fourth registers having zero-th to third storage regions, respectively, wherein: the zero-th storage regions of the first to fourth registers of the first register group are connected directly, by a predetermined connecting line, to the zero-th to third storage regions of the fourth register of the second register group; the first storage regions of the first to fourth registers of the first register group are connected directly, by a predetermined connecting line, to the zero-th to third storage regions of the third register of the second register group; the second storage regions of the first to fourth registers of the first register group are connected directly, by a predetermined connecting line, to the zero-th to third storage regions of the second register of the second register group; and the third storage regions of the first to fourth registers of the first register group are connected directly, by a predetermined connecting line, to the zero-th to third storage regions of the first register of the second register group.

According to a fourth aspect, the signal processing circuit of an image input apparatus of the third aspect further comprises a third register group having the first to fourth registers which are respectively provided with the zero-th to third storage regions of the same number of bits as a unit image signal in predetermined units arranged in two dimensions, wherein: the zero-th to third storage regions of the first register of the second register group are connected directly, by a predetermined connecting line, to the third to zero-th to third storage regions of the second register group, respectively; the zero-th to third storage regions of the second register of the second register group are connected directly, by a predetermined connecting line, to the third to zero-th storage

10

15

regions of the second register of the third register group, respectively; the zero-th to third storage regions of the third register of the second register group are connected directly, by a predetermined connecting line, to the third to zero-th storage regions of the third register group, respectively; and the zero-th to third storage regions of the fourth register of the second register group are connected directly, by a predetermined connecting line, to the third to zero-th storage regions of the fourth register of the third register group, respectively.

According to a fifth aspect, a signal processing circuit of an image input apparatus comprises second and third register groups provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in the image input apparatus and arranged in two dimensions, the second and third register groups having first to fourth registers, the first to fourth registers having zero-th to third storage regions, wherein: the zero-th to third storage regions of the first register of the second register group are connected directly, by a predetermined connecting line, to the third to zero-th storage regions of the first register of the third register group, respectively; the zero-th to third storage regions of the second register of the second register group are connected directly, by a predetermined connecting line, to the third to zero-th storage regions of the second register of the third register group, respectively; the zero-th to third storage regions of the third register of the second register group are connected directly, by a predetermined connecting line, to the third to zero-th storage regions of the third register of the third register group, respectively; and the zero-th to third storage regions of the fourth register of the second register group are connected directly, by a predetermined connecting line, to the third to zero-th storage regions of the fourth register of the third register group, respectively.

According to a sixth aspect, a signal processing circuit of an image input

25

apparatus comprises first and second storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in the image input apparatus and arranged in two dimensions, wherein: the unit image signal is one of a plurality of components forming a predetermined unit of arrangement of color components; and the storage regions of the first storage means and the storage regions of the second storage means are directly connected one another by a predetermined connecting line, such that an array of the unit image signal stored in the storage regions of the first storage means is stored in the storage regions of the second storage means is rotated 90 degrees clockwise, alternatively, 90 degrees counterclockwise, while maintaining the unit of arrangement of color components.

According to a seventh aspect, the signal processing circuit of an image input apparatus of the sixth aspect has the feature that: the rotation conversion is to perform only a clockwise 90 degrees rotation; the unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of the brightness component, a first register group is provided as the first storage means; and a second register group is provided as the second storage means, each of the first and second registers groups having first and second registers, each of the first and second registers having zero-th to third storage regions storing the brightness component and the two color components, and wherein: zero-th storage region of the first register of the first register group is connected directly, by a predetermined connecting line, to the zero-th storage region of the second register group is connected directly,

10

15

20

25

by a predetermined connecting line, to the zero-th storage region of the first register of the second register group; the zero-th storage region of the second register of the first register group is connected directly, by a predetermined connecting line, to the second storage region of the second register of the second register group; the first storage region of the second register of the first register group is connected directly, by a predetermined connecting line, to the first storage region of the first register of the second register group and to the first storage region of the second register of the second register group; the second storage region of the second register of the first register group is connected directly, by a predetermined connecting line, to the second storage region of the first register of the second register of the first register group is connected directly, by a predetermined connecting line, to the third storage region of the first register of the second register group and to the third storage region of the second register of the second register group and to the third storage region of the second register of the second register group.

According to an eighth aspect, the signal processing circuit of an image input apparatus of the sixth aspect has the feature that: the rotation conversion is to perform only a counterclockwise 90 degrees rotation; the unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of the brightness component; and first register group is provided as the first storage means, and second register group is provided as the second storage means, each of the first and second registers having zero-th to third storage regions storing the brightness component and the two color component, and wherein: the zero-th storage region of the first register of the first register group is connected directly, by a predetermined connecting line, to the second storage region of the first register of the second register

100020-000-0-00

. .

10

15

group; the second storage region of the first register of the first register group is connected directly, by a predetermined connecting line, to the second storage region of the second register of the first register group; the zero-th storage region of the second register of the first register group is connected directly, by a predetermined connecting line, to the zero-th storage region of the first register of the second register group; the first storage region of the second register group is connected directly, by a predetermined connecting line, to the first storage region of the first register group is connected directly, by a predetermined connecting line, to the second register of the second register group; the second storage region of the second register of the second register group; the second storage region of the second register of the zero-th storage region of the second register group; and the third storage region of the second register group is connected directly, by a predetermined connecting line, to the third storage region of the first register group is connected directly, by a predetermined connecting line, to the third storage region of the second register group and to the third storage region of the second register group and to the third storage region of the second register of the second register group.

According to a ninth aspect, a signal processing circuit of an image input apparatus comprises storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in the image input apparatus and arranged in two dimensions, the unit image signal being one of a plurality of components forming a predetermined unit of arrangement of color components, and clockwise rotation means with which, in response to input of a predetermined clockwise rotation instruction signal, an array of a unit image signal that is stored in the storage regions of the storage means is rotated 90 degrees clockwise, while maintaining the unit of arrangement of color components, and then storage regions of the storage means.

According to a tenth aspect, the signal processing circuit of an image input

10

15

20

25

apparatus of the ninth aspect has the feature that: the unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of the brightness component; and a register group is provided as the storage means, the register group having first and second registers, each of the first and second registers having zero-th to third storage regions storing the brightness component and the two color components; and wherein: in response to input of the clockwise rotation instruction signal, with the clockwise rotation means, a unit image signal in the zero-th storage region of the first register is stored in the zero-th storage region of the second register; a unit image signal in the second storage region of the first register is stored in the zero-th storage region of the first register; a unit image signal in the zero-th storage region of the second register is stored in the second storage region of the second register; a unit image signal in the first storage region of the second register is stored in the first storage region of the first register and the first storage region of the second register; a unit image signal in the second storage region of the second register is stored in the second storage region of the first register; and a unit image signal in the third storage region of the second register is stored in the third storage region of the first register and the third storage region of the second register.

According to an eleventh aspect, a signal processing circuit of an image input apparatus comprises: storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in the image input apparatus and arranged in two dimensions, wherein the unit image signal is one of a plurality of components forming a predetermined unit of arrangement of color components, and counterclockwise rotation means with which, in response to input of a predetermined counterclockwise rotation

10

15

20

instruction signal, an array of a unit image signal that is stored in the storage regions of the storage means is rotated 90 degrees counterclockwise, while maintaining the unit of arrangement of color components, and then stored in the storage regions of the storage means.

According to a twelfth aspect, the signal processing circuit of an image input apparatus of the eleventh aspect has the feature that: the unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of the brightness component; and a register group is provided as the storage means, the register group having the first and second registers, each of the first and second registers having the zero-th to third storage regions storing the brightness component and the two color components, and wherein: in response to input of the counterclockwise rotation instruction signal, with the counterclockwise rotation means, a unit image signal in the zero-th storage region of the first register is stored in the second storage region of the first register; a unit image signal in the second storage region of the first register is stored in the second storage region of the second register; a unit image signal in the zero-th storage region of the second register is stored in the zero-th storage region of the first register; a unit image signal in the first storage region of the second register is stored in the first storage region of the first register and the first storage region of the second register; a unit image signal in the second storage region of the second register is stored in the zero-th storage region of the second register; and a unit image signal in the third storage region of the second register is stored in the third storage region of the first register and the third storage region of the second register.

According to a thirteenth aspect, a signal processing circuit of an image input apparatus comprises first and second storage means provided with a plurality of storage

10

15

20

regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in the image input apparatus and arranged in two dimensions, wherein: the unit image signal is one of a plurality of components forming a predetermined unit of arrangement of color components; and the storage regions of the first storage means and the storage regions of the second storage means are directly connected one another by a predetermined connecting line, such that each of unit image signals stored in the storage regions in order to form a first unit of arrangement of color components in the first storage means, is converted to a second unit of arrangement of color components, and then stored in the storage regions of the second storage means.

According to a fourteenth aspect, the signal processing circuit of an image input apparatus of the thirteenth aspect has the feature that: the first and second unit of arrangement of color components are composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of the brightness component; and a first register is provided as the first storage means; and a second register is provided as the second storage means, each of the first and second registers having the zero-th to third storage regions storing the brightness component and the two color components; and wherein: zero-th storage region of first register is connected directly to the zero-th storage region of the second register by a predetermined connecting line; the first storage region of the first register is connected directly to the second storage region of the first register is connected directly to the first storage region of the second register by a predetermined connecting line; the second register by a predetermined connecting line; and the third storage region of the first register is connected directly to the third storage region of the second register by a predetermined connecting line.

With the first aspect, because image rotation processing can be conducted

10

15

20

without converting the data length of a unit image signal, the step of converting the data length and a data transfer therefor are not required, thus enabling to perform processing at a high speed and a low power consumption.

With the second aspect, image reflection processing can be conducted without converting the data length of a unit image signal, thereby enabling to perform processing at a high speed and a low power consumption.

With the third aspect, processing of rotating 90 degrees clockwise can be conducted at a high speed, by inputting a unit image signal that is arranged in two dimensions and stored in the main memory, to the second register group such as to be reflected vertically with respect to the arrangement, and transferring it to the first register group. Thereby, the step of converting the data length is not required, thus enabling to perform the processing of rotating 90 degrees clockwise, at a high speed and a low power consumption.

With the fourth aspect, by transferring an image signal from the third register group to the second register group, processing of rotating 90 degrees counterclockwise can be conducted at a high speed and a low power consumption, without converting the data length of a unit image signal. In addition, by transferring an image signal from the second register group to the first register group, there is no need to convert the data length of a unit image signal, and thus reflection processing made for input to the third register group can be conducted at a high speed and a low power consumption.

With the fifth aspect, by transferring an image signal inputted to the third register group, to the second register group, there is no need to convert the data length of a unit image signal, and thus reflection processing can be conducted at a high speed and a low power consumption.

With the sixth or seventh aspect, even for image having a unit of arrangement

25

.....

10

15

20

of color components, it is unnecessary to convert the data length of a unit image signal.

This enables to conduct processing of rotating 90 degrees clockwise, or 90 degrees counterclockwise, at a high speed and a low power consumption.

With the seventh aspect, even when an image signal of which unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half that of the brightness component (for example, in a video data in a format of "YCbYCr"), there is no need to convert the data length of a unit image signal. It is therefore possible to conduct processing of rotating 90 degrees clockwise, at a high speed and a low power consumption.

With the eighth aspect, even when an image signal of which unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half that of the brightness component (for example, in a video data in a format of "YCbYCr"), it is possible to conduct processing of rotating 90 degrees counterclockwise, at a high speed and a low power consumption.

With the ninth or tenth aspect, there is no need to convert the data length of a unit image signal, thus enabling to conduct processing of rotating 90 degrees clockwise, at a high speed and a low power consumption. In addition, because an image signal of a storage means is rotated 90 degrees clockwise, and then returned to this storage means, there is no need to provide a plurality of storage means, resulting in an inexpensive circuit.

With the eleventh or twelfth aspect, there is no need to convert the data length of a unit image signal, thus enabling to conduct processing of rotating 90 degrees counterclockwise, at a high speed and a low power consumption. In addition, because

10

15

20

25

an image signal of a storage means is rotated 90 degrees counterclockwise, and then returned to this storage means, there is no need to provide a plurality of storage means, resulting in an inexpensive circuit.

With the thirteenth or fourteenth aspect, there is no need to convert the data length of a unit image signal, thus enabling to conduct conversion of arrangement of color components, at a high speed and a low power consumption.

An object of the present invention is to overcome the foregoing problem in the conventional technique by providing an image processing circuit of an image input apparatus that can perform high-speed image processing, such as rotation, reflection, and conversion of arrangement of color components.

These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram of a digital still camera according to one preferred embodiment of the present invention;

Fig. 2 is a diagram illustrating register groups of a coprocessor and a connection between registers in their respective register groups, according to a first preferred embodiment:

Figs. 3(A) to 3(F) are diagrams illustrating a rotation processing in the coprocessor of the first preferred embodiment;

Figs. 4(A) to 4(C) are diagrams illustrating a reflection processing in the coprocessor of the first preferred embodiment;

Figs. 5(A) and 5(B) are diagrams illustrating a state that a color data is compounded or separated in the first preferred embodiment;

10

15

Fig. 6 is a diagram illustrating register groups of a coprocessor and a connection between registers in their respective register groups, according to a second preferred embodiment:

Fig. 7 is a diagram illustrating a clockwise rotation processing by the coprocessor of the second preferred embodiment;

Fig. 8 is a diagram illustrating register groups of a coprocessor and a connection between registers in their respective register groups, according to a third preferred embodiment:

Fig. 9 is a diagram illustrating a counterclockwise rotation processing by the coprocessor of the third preferred embodiment;

Fig. 10 is a diagram illustrating schematically register groups of a coprocessor and a connection relationship between registers in their respective register groups, according to a fourth preferred embodiment;

Fig. 11 is a diagram illustrating a clockwise rotation processing by the coprocessor of the fourth preferred embodiment;

Fig. 12 is a diagram illustrating schematically register groups of a coprocessor and a connection relationship between registers in their respective register groups, according to a fifth preferred embodiment;

Fig. 13 is a diagram illustrating a counterclockwise rotation processing by the coprocessor of the fifth preferred embodiment; and

Fig. 14 is a diagram illustrating schematically register groups of a coprocessor and a connection between registers in their respective register groups, according to a sixth preferred embodiment.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of the present invention will now be described with

25

10

15

reference to the accompanying drawings.

#### First Preferred Embodiment

Fig. 1 is a diagram of a digital still camera according to one preferred embodiment of the present invention. In the digital still camera, as shown in Fig. 1, the image photographed by a CCD (image pickup device) 21 is read by an analog signal processing circuit 22 for analog-digital conversion. To the digitized image, a predetermined general image processing, such as pixel interpolation, color transformation, contour intensification, filtering and pixel skipping, is performed by real time processing at high speed in a real time processing unit (RPU) 23, and an exceptional image processing including rotation, reflection, conversion of arrangement of color components and JPEG compression, is executed by a CPU (central processing unit) 24 and a coprocessor 25 corresponding to a signal processing circuit of the present invention. The obtained image is outputted to a predetermined processor (personal computer, etc.) via an external interface (I/F) 26, and also displayed on a LCD 27 as a finder, through a display drive circuit 27a. Alternatively, it is stored in a general main memory 29, such as a DRAM, SDRAM, etc. At this time, the image display on the finder (LCD27) is executed in such a manner that, for supplying image to the finder (LCD 27), a predetermined processing such as a slight resolution reduction is performed by the real time processing unit 23, and image is outputted one after another. When the operator pushes a shutter release button, etc. (not shown) on an operation part 28, a detailed image residing in the main memory 29 is stored at a stroke in storage media, e.g., a memory card 30.

As to image provided through the analog signal processing circuit 22, when a real time processing is executed, the intermediate pixel array data is not stored in the main memory 29 but directly processed by the RPU 23. On the other hand, when no real

10

15

20

time processing is executed, based on various image processing instructions (a clockwise rotation instruction and counterclockwise rotation instruction to be described later) which are given by the operator through the operation part 28, the mentioned rotation, reflection, conversion of arrangement of color components, and JPEG compression processing are conducted by the CPU 24 and coprocessor 25, and the resulting data is temporarily stored, as a pixel array data, in a CCD data buffer (not shown) of the main memory 29. The pixel array data is inputted to the real time processing unit 23 by direct memory access (DMA), to achieve a high speed processing. Herein, the CPU 24 contains a 32-bit length register and performs a data processing in 32-bit (one word) units. Of the mentioned processing not to be made in real time, rotation, reflection, and conversion of arrangement of color components processing are not conducted in the CPU 24 by software, but they are conducted by the coprocessor 25 that is provided with a circuit for these processing (described in detail later), at a high speed and a low power consumption.

The real time processing unit 23, CPU 24, external interface 26 are connected to a main bus MB, together with the main memory 29, memory card 30 and JPEG processing part 31. In order to reduce the load on the CPU 24 upon data interchange among these elements, data interchange via the main bus MB is made between the respective elements under control of a direct memory access (DMA) controller 32, not through the CPU 24.

In Fig. 1, there are shown an optical mechanism 30a that has a lens with auto focus function, an aperture device, etc.; strobe 30b, CCD drive circuit 30c driving the CCD 21; timing generator (TG) 30d that regulates operation timing of the real time processing unit 23 and CCD drive circuit 30c; and PLL oscillator circuit 30e.

Description will now be made of a coprocessor 25 that is a major part of the invention. Fig. 2 is a diagram illustrating register groups of a coprocessor 25 and a

10

15

20

25

connection between registers in their respective register groups. As shown in Fig. 2, the coprocessor 25 has register groups RG1 to RG3 that correspond to storage means of the invention. Each register group has four registers corresponding to storage elements. That is, each of the register groups RG1 to RG3 has registers R1 to R4. Each of the registers R1 to R4 is a register of 32 bits, namely, one-word (four bytes).

In this digital still camera, an image data in pixel units is a monochromatic gradation signal expressed by eight bits (one byte). In each register, each of the zero-th byte B0 to the third byte B3 reads eight bits (one byte). Assuming that the bits of the registers are called the zero-th bit to the 31st bit, the zero-th to 7th bits, the 8th to 15th bits, the 16th to 23rd bits, and the 24th to 31st bits, are called the zero-th byte B0, first byte B1, second byte B2, and third byte B3, respectively. An image data is read in one-pixel units (corresponding to a unit image signal in the invention) per byte. That is, in each of the registers R1 to R4 of the register groups RG1 to RG3, each pixel's image data is stored in a region that has the same number of bits as an image data of one pixel, as a unit.

The registers R1 to R4 of the respective register groups RG1 to RG3 are directly and electrically connected to the CPU 24, in order to read an image data from the CPU 24, alternatively, output an image data to the CPU 24. Thereby, each of the bytes B0 to B3 of the registers R1 to R4 in the register groups RG1 to RG3, is connected indirectly to the main memory 29 through the CPU 24.

The zero-th byte B0 to the third bytes B3 of the registers R1 to R4 between the register groups RG1 and RG2, and between the register groups RG2 and RG3, are directly and electrically connected one another, by a predetermined connecting line, as described below. Specifically, the zero-th bytes B0 of all the registers of the register group RG1 are connected to the zero-th byte B0 to third byte B3 of the register R4 of the

10

15

20

25

register group RG2; the first byte B1s of all the registers of the register group RG1 are connected to the zero-th byte B0 to third byte B3 of the register group RG2; the second bytes B2 of all the registers of the register group RG1 are connected to the zero-th byte B0 to third byte B3 of the register R2 of the register group RG2; and the third bytes B3 of all the registers of the register group RG1 are connected to the zero-th byte B0 to third byte B3 of the register R1 of the register group RG2. The zero-th byte B0 to third byte B3 of the register R1 of the register group RG2 are respectively connected to the third byte B3 to zero-th byte B0 of the register R1 of the register group RG2 are respectively connected to the third byte B3 to third byte B3 to zero-th byte B0 of the register R2 of the register R2 of the register group RG2 are respectively connected to the third byte B3 to zero-th byte B0 of the register R3 of the register group RG2 are respectively connected to the third byte B3 to third byte B3 to zero-th byte B0 of the register R3 of the register R4 of the register group RG3; and the zero-th byte B0 to third byte B3 of the register R4 of the register group RG2 are respectively connected to the third byte B3 to third byte B3 of the register R4 of the register group RG3.

The respective register groups are connected in this manner, therefore, by transferring an image data between the register groups as illustrated below, an image processing such as a clockwise 90 degrees rotation, a counterclockwise 90 degrees rotation, or reflection in the right-to the left direction (horizontal direction), with respect to image, can be conducted at a high speed.

Figs. 3(A) to 3(F) are diagrams illustrating a rotational processing by a coprocessor 25 according to a first preferred embodiment, in which Figs. 3(A) to 3(C) illustrate a clockwise 90 degrees rotation, and Figs. 3(D) to 3(F) illustrate a counterclockwise 90 degrees rotation. Firstly, a 4-word image data stored in a main memory 29, as shown in Fig. 3(A), is read in a register group RG2 through a CPU 24, as

10

15

20

shown in Fig. 3(B). That is, although bytes B0 to B3 of registers R1 to R4 of the register group RG2 are not illustrated, they are connected to the main memory 29, through the CPU 24, so that an image data is reflected vertically. Then, the image data of the register group RG2 is transferred to a register group RG1 as shown in Fig. 3(C). A comparison of Fig. 3(A) with 3(C) indicates that the 4-word image data is rotated 90 degrees clockwise. Thus, when an image data is outputted from the register group RG1, an image data rotated 90 degrees clockwise can be obtained.

Similarly, a 4-word image data stored in the main memory 29 as shown in Fig. 3(D), is read in a register group RG3 through the CPU 24, as shown in Fig. 3(E), and then transferred to the register group RG1 through the register group RG2, resulting in such an array as shown in Fig. 3(F). A comparison of Fig. 3(E) with 3(F) indicates that the 4-word image data is rotated 90 degrees counterclockwise. Thus, when an image data is outputted from the register group RG1, an image data rotated 90 degrees counterclockwise can be obtained.

Figs. 4(A) to 4(C) are diagrams illustrating a reflection processing by a coprocessor 25 according to the first preferred embodiment. Firstly, a 4-word image data stored in a main memory 29 as shown in Fig. 4(A), is read in a register group RG3 as shown in Fig. 4(B), and then transferred to a register group RG2 as shown in Fig. 4(C). A comparison of Fig. 4(A) with 4(C) indicates that the 4-word image data is reflected horizontally (symmetrically) about a vertical centerline CL (i.e., the line extending through between a first byte B1 and second byte B2 of each register). Thus, when an image data is outputted from the register group RG2, an image data reflected horizontally (symmetrically) can be obtained.

As apparent from Fig. 2, a single connecting line extends from each byte of the registers of the register groups. That is, each byte of one register of one register group is

10

15

20

25

connected to any byte of any one register of other register group by a connecting line, resulting in one-to-one correspondence. This permits a bi-directional image data transfer between any two register groups of the register groups RG1 to RG3. It is therefore possible to perform transfer from the register group RG2 to the register group RG1, transfer from the register group RG3 to the register group RG2, and further, transfer from the register group RG3 to the register group RG2, and further, transfer from the register group RG3 to the mentioned respective conversions, that is, a counterclockwise 90 degrees rotation by transfer from the register group RG2 to the register group RG1; reflection about the centerline CL by transfer from the register group RG2 to the register group RG3; and a clockwise 90 degrees rotation by transfer from the register group RG3 to the register group RG3, through the register group RG2.

Processing of a vertical refection, that is, reflection horizontally (symmetrically) about a horizontal straight line in image that is located between a register R2 and R3 of each register group RG1 through RG3, is realized in the CPU 24 by software, because there is no great difference in speed from the case of realizing with a circuit configuration. This reflection processing can also be realized easily by electrically connecting two register groups by a predetermined connecting line and transferring an image data therebetween.

Additionally, in the coprocessor 25, an image data having multiple components forming a color grouped in pixel units can be converted to an image data in which an image data of multiple pixels is compounded in component units, on the contrary, a compounded image data can be separated into an image data in pixel units having multiple components.

Figs. 5(A) and 5(B) are diagrams illustrating a state that a color data is compounded or separated, according to the first preferred embodiment. Specifically,

10

15

20

there are shown that a color data is compounded or separated in order to convert a data format between a compound pixel data in which two pixels are expressed in 32 bits, and a 32-bit image data per component in a unit of arrangement of color components (described later) of the compound pixel data. The compound pixel data handled herein is a 32-bit color image data expressing two pixels as a unit, and has a unit of arrangement of color components that is an array serving as a unit of multiple components of a group expressing a color. The unit of arrangement of color components is composed of one brightness component (Y component) and two color components of which frequency in the horizontal or vertical allocation is one-half that of the brightness component (i.e., the number of data is half). In the first preferred embodiment, there is used a unit pixel data in a format in which each component is arranged vertically, and a 32-bit compound pixel data is formed by adding two pixels of an 8-bit Y component as an image data expressing two pixels, an 8-bit Cy component (a color-difference signal obtained by subtracting the brightness component from a blue component), and an 8-bit Cb component (a colordifference signal obtained by subtracting the brightness component from a red component), which are common to the two pixels of Y component. This compound image data is then converted to a 32-bit image data that is grouped per component.

In the above processing of compounding or separating components forming a color, the compound pixel data is stored in the respective registers R1 to R4 of the register groups RG2 and RG1. That is, in the registers R1 to R4 of the register groups RG1 and RG2, each component data is stored in storage regions (the zero-th to third bytes) having the same number of bits as a one-component image data (Y, Cb or Cr component in this example), which serves as a unit corresponding to a unit image signal of the invention.

As shown in Fig. 5(A), an image data of the respective components of Y, Cb, Y

10

15

20

25

and Cr is read in registers R1 to R4 of a register group RG2, and then transferred to a register group RG1, thereby an image data compounded in pixel units is generated in the registers R1 to R4 of the register group RG1, respectively. On the contrary, an image data in units of two pixels having the respective components of Y, Cb, Y and Cr, is read in registers R1 to R4 of a register group RG2, and then transferred to the register group RG1, thereby an image data composed of four pixels that are separated into the components of Y, Cb, Y and Cr, respectively, is generated in the registers R1 to R4 of the register group RG1. This shows that compounding or separation of a color data is executable by employing the functions of a clockwise 90 degrees rotation, and a counterclockwise 90 degrees rotation, as mentioned earlier.

Since the above conversion processing by the coprocessor 25 is reversible as previously described, it is possible to separate or compound components forming a color of an image data, even when such an image data as mentioned is conversely read in the register group RG1, and then transferred to the register group RG2.

As stated in the foregoing, the first preferred embodiment is characterized in that, in the register groups RG1 to RG3, storage regions having the same number of bits (one byte) as an image data serving as a unit, that is, the bytes of the registers R1 to R4, are directly connected one another in the mentioned connection relationship. Thereby, a clockwise 90 degrees rotation, a counterclockwise 90 degrees rotation, reflection horizontally (symmetrically) about a centerline, and compounding or separation of components of a color image data, can be conducted by transfer of an image data among the register groups RG1 to RG3. When such processing is conducted in the CPU 24 by software, an image data as a unit is required to be converted from an 8-bit to a 32-bit data. Whereas in the first preferred embodiment, there is no need to covert the data length of an image data as a unit, thereby the step of converting the data length and a data transfer

therefor are not required. This enables to conduct the processing at a high speed and a low power consumption.

### Second Preferred Embodiment

A second preferred embodiment has the same configuration as the first preferred embodiment shown in Fig. 1, except for a coprocessor 25. In the coprocessor 25, an image data provided from a CPU 24 is rotated 90 degrees clockwise. The construction and processing of the coprocessor 25 will be described as below.

Fig. 6 is a diagram illustrating register groups of a coprocessor 25 and a connection between registers in these register groups. The coprocessor of the second preferred embodiment has register groups RG4 and RG5, each having four 32-bit registers similar to the register groups RG1 to RG3 of the first preferred embodiment. In the second preferred embodiment, registers R1, R2 and registers R3, R4 in the register groups RG4 and RG5, have totally the same connection relationship, and therefore, only the registers R1 and R2 are illustrated as a representative.

In the second preferred embodiment, a compound pixel data (a video data) in which two pixels are expressed in 32 bits (for example, in arrangement of color components of "YCbYCr," each component is expressed in eight bits) is stored in registers R1 to R4 of register groups RG4 and RG5. A compound pixel data handled herein is the same as that in the first preferred embodiment. In the respective registers R1 to R4 of the register groups RG4 and RG5, each component data is stored in storage regions (the zero-th to third bytes) which have the same number of bits as a one-component image data serving as a unit corresponding to a unit image signal of the invention (in the above example, Y, Cb or Cr component).

The respective bytes of the registers R1 and R2 (R3 and R4) of the register groups RG4 and RG5 are directly and electrically connected one another by a

15

20

25

5

10

15

20

25

predetermined connecting line. Specifically, the zero-th byte B0 of the register R1 of the register group RG4 is connected to the zero-th byte B0 of the register group RG5; the second byte B2 of the register R1 of the register group RG4 is connected to the zero-th byte B0 of the register R1 of the register group RG5; the zero-th byte B0 of the register R2 of the register group RG4 is connected to the second byte B2 of the register R2 of the register group RG5; the first byte B1 of the register R2 of the register group RG4 is connected to the first byte B1 of the register R1 of the register group RG5 and to the first byte B1 of the register R2 of the register R3 of the register R2 of the register R3 of the register R2 of the register R2 of the register R3 of the register R2 of the register R3 of the register R1 of the register R2 of the register R3 of the register R1 of the register group RG5 and to the third byte B3 of the register R1 of the register group RG5 and to the third byte B3 of the register group RG5.

Fig. 7 is a diagram illustrating a clockwise rotation processing by a coprocessor 25, in the second preferred embodiment. The fact that registers R1 and R2, and the registers R3 and R4, are connected in the same fashion as described, means that a clockwise 90 degrees rotation with respect to four pixels that are expressed in two registers, namely, a video data in 16-bit units, is conducted in parallel with respect to eight pixels. Accordingly, description will be made of rotation in the registers R3 and R4 as a representative. In Fig. 7, the symbol given in each byte of the registers designates one of the components (Y, Cb, Y and Cr components), and the following number designates one of eight pixels (the zero-th to seventh pixels).

Of registers R3 and R4, consider now only the zero-th byte B0 and the second byte B2, each storing Y component. After data transfer from the register group RG4 to RG5, Y0 to Y3 are rotated so that Y0 moves to the original position of Y1, Y1 moves to the original position of Y3, Y2 moves to the original position of Y0, and Y3 moves to the

.....

10

15

20

25

original position of Y2. As to Cb component and Cr component, in order not to disorder the array of Y, Cb, Y and Cr components, it is necessary that Cb component is disposed in the first byte B1 of each register, and Cr component is disposed in the third byte B3 of each register. Therefore, Cb0 and Cr1 that are originally stored in the first byte B1 and the third byte B3 of the register R4, are copied directly to the register R3. Accordingly, it is apparent that the compound pixel data is rotated 90 degrees clockwise, by this conversion. This is true for the registers R1 and R2.

As stated above, the second preferred embodiment is characterized in that, in the register groups RG4 and RG5, the storage regions having the same number of bits (one byte) as an image data serving as a unit, that is, each byte of the respective registers R1 to R4, are directly connected one another in the mentioned connection relationship. Thereby, a clockwise 90 degrees rotation, can be conducted by image data transfer between the register groups R4 and R5. As compared to the case that such processing is conducted in the CPU 24 by software, there is no need to covert the data length of each component data that composes a color as a unit, thereby the step of converting the data length and a data transfer therefor are not required. This enables to conduct the processing at a high speed and a low power consumption.

#### Third Preferred Embodiment

A third preferred embodiment has the same configuration as the first preferred embodiment shown in Fig. 1, except for a coprocessor 25. In the coprocessor 25, an image data provided from a CPU 24 is rotated 90 degrees counterclockwise. The construction and processing of the coprocessor 25 will be described as below.

Fig. 8 is a diagram illustrating register groups of a coprocessor 25 and a connection between registers in these register groups. The coprocessor of the third preferred embodiment has register groups RG6 and RG7, each having the same

MARCH 1981 11 1

10

15

20

25

configuration as the register groups RG4 and RG5 in the second preferred embodiment. Like the second preferred embodiment, registers R1, R2 and registers R3, R4 in the register groups RG6 and RG7, have totally the same connection relationship, and therefore, only the registers R1 and R2 are illustrated as a representative.

In the third preferred embodiment, a compound pixel data (a video data) in which two pixels are expressed in 32 bits (for example, in arrangement of color components of "YCbYCr," each component is expressed in eight bits) is stored in registers R1 to R4 of the register groups RG6 and RG7. A compound pixel data handled herein is the same as that in the first preferred embodiment. In the respective registers R1 to R4 of the register groups RG6 and RG7, each component data is stored in storage regions (the zero-th to third bytes) which have the same number of bits as a one-component image data serving as a unit corresponding to a unit image signal of the invention (in the above example, Y, Cb or Cr component).

The respective bytes of each register of the register groups RG6 and RG7 are directly and electrically connected one another by a predetermined connecting line. Specifically, the zero-th byte B0 of the register R1 of the register group RG6 is connected to the second byte B2 of the register R1 of the register group RG7; the second byte B2 of the register group RG6 is connected to the second byte B2 of the register R2 of the register group RG7; the zero-th byte B0 of the register R2 of the register group RG6 is connected to the zero-th byte B0 of the register R1 of the register group RG7; the first byte B1 of the register R2 of the register group RG6 is connected to the second byte B1 of the register R2 of th

10

15

20

25

connected to the third byte B3 of the register R1 of the register group RG7 and to the third byte B3 of the register R2 of the register group RG7.

Fig. 9 is a diagram illustrating a counterclockwise rotation processing by a coprocessor 25 in the third preferred embodiment. In the third preferred embodiment, a compound pixel data (a video data) similar to that in the second preferred embodiment, is rotated 90 degrees counterclockwise. Like the second preferred embodiment, of registers R3 and R4, consider now only the zero-th byte B0 and the second byte B2, each storing Y component. It is apparent that after data transfer from the register group RG6 to RG7, the compound pixel data is rotated 90 degrees counterclockwise. As to Cb component and Cr component, data is processed in the same manner as in the second preferred embodiment. This is true for the registers R1 and R2.

As stated above, the third preferred embodiment is characterized in that, in the register groups RG6 and RG7, the storage regions having the same number of bits (one byte) as a one-component image data serving as a unit, that is, each byte of the respective registers R1 to R4, are directly connected one another in the mentioned connection relationship. Thereby, a counterclockwise 90 degrees rotation, can be conducted by image data transfer between the register groups R4 and R5. As compared to the case that such processing is conducted in the CPU 24 by software, there is no need to covert the data length of each component data as a unit, thereby the step of converting the data length and a data transfer therefor are not required. This enables to conduct the processing at a high speed and a low power consumption.

#### Fourth Preferred Embodiment

A fourth preferred embodiment has the same configuration as the first preferred embodiment shown in Fig. 1, except for a coprocessor 25. In the coprocessor 25, an image data provided from a CPU 24 is rotated 90 degrees clockwise in exactly the same

10

15

manner as in the second preferred embodiment, according to input of a predetermined clockwise rotation instruction. The construction and processing of the coprocessor 25 will be described as below.

Fig. 10 is a diagram illustrating schematically register groups of a coprocessor 25 and a connection relationship between registers in these register groups, in the fourth preferred embodiment. The coprocessor of the fourth preferred embodiment has a register group RG8 comprising registers R1 to R4 similar to the register groups RG4 and RG5 in the second preferred embodiment. That is, there is provided only one register group. In Fig. 10, for the sake of convenience, two register groups RG8 are disposed in parallel.

In the fourth preferred embodiment, a compound pixel data (a video data) in which two pixels are expressed in 32 bits (for example, in arrangement of color components of "YCbYCr," each component is expressed in eight bits) is stored in the registers R1 to R4 of the register group RG8. A compound pixel data handled herein is the same as that in the first preferred embodiment. In the respective registers R1 to R4 of the register group RG8, each component data is stored in storage regions (the zero-th to third bytes) which have the same number of bits as a one-component image data serving as a unit corresponding to a unit image signal of the invention (in the above example, Y, Cb or Cr component).

The respective bytes of the registers R1 and R2 of the register group RG8 are directly and electrically connected one another by a predetermined connecting line (corresponding to a clockwise rotation means in the invention), in the following manner. Like the second preferred embodiment, the registers R1 and R2, and registers R3 and R4, have totally the same connection relationship. Specifically, the zero-th byte B0 of the register R1 is connected to the zero-th byte B0 of the register R2; the second byte B2 of

25

10

15

20

the register R1 is connected to the zero-th byte B0 of the register R1; the zero-th byte B0 of the register R2 is connected to the second byte B2 of the register R2; the first byte B1 of the register R2 is connected to the first byte B1 of the register R1 and to the first byte B1 of the register R2; the second byte B2 of the register R2 is connected to the second byte B2 of the register R1; and the third byte B3 of the register R2 is connected to the third byte B3 of the register R1 and to the third byte B3 of the register R2.

Each byte of the registers R1 to R4 of the register group RG8 can be switched by a selector (not shown) between input of an image data from the CPU 24, and input of an image data from the register group RG8.

With the registers R1 and R2 (R3 and R4) connected in the mentioned manner, when an image data is read from the CPU 24, and the operator inputs a clockwise rotation instruction through an operation block, its signal is inputted to the selector, and then input of the register group RG8 is switched to input between the registers R1 to R4, thereby performing the image data transfer. Specifically, an image data is transferred and stored from the zero-th byte B0 of the register R1 to the zero-th byte B0 of the register R2; from the second byte B2 of the register R1 to the zero-th byte B0 of the register R1; from the zero-th byte B0 of the register R2 to the second byte B2 of the register R2; from the first byte B1 of the register R2 to the first byte B1 of the register R2 to the second byte B2 of the register R2 ind to the first byte B1 of the register R1; and from the third byte B3 of the register R2 to the third byte B3 of the register R1 and to the third byte B3 of the register R2, respectively.

Fig. 11 is a diagram illustrating a clockwise rotation processing by a coprocessor 25 in the fourth preferred embodiment. As shown in Fig. 11, a compound pixel data (a video data) in which two pixels are expressed in 32 bits (Y component, Cb component, Y component and Cr component are handled as a unit) is rotated 90 degrees

10

15

clockwise and then stored by the inter-register transfer as described, as in the second preferred embodiment. As apparent from the result, in the fourth preferred embodiment, the compound pixel data rotated 90 degrees clockwise is returned and stored in the same register group RG8.

As stated above, the fourth preferred embodiment is characterized in that, in the register group RG8, the storage regions having the same number of bits (one byte) as a compound data serving as a unit, that is, each byte of the respective registers R1 to R4, are directly connected one another in the mentioned connection relationship. Thereby, according to input of a clockwise rotation instruction, a video data can be rotated 90 degrees clockwise, by inter-byte transfer in the register R1 and R2, or R3 and R4. As compared to the case that such processing is conducted in the CPU 24 by software, there is no need to covert the data length of each component data as a unit, thereby the step of converting the data length and a data transfer therefor are not required. This enables to conduct the processing at a high speed and a low power consumption.

#### Fifth Preferred Embodiment

A fifth preferred embodiment has the same configuration as the first preferred embodiment shown in Fig. 1, except for a coprocessor 25. In the coprocessor 25, an image data provided from a CPU 24 is rotated 90 degrees counterclockwise in exactly the same manner as in the third preferred embodiment, according to input of a predetermined counterclockwise rotation instruction. The construction and processing of the coprocessor 25 will be described as below.

Fig. 12 is a diagram illustrating schematically register groups of a coprocessor 25 and a connection relationship between registers in these register groups, in the fifth preferred embodiment. The coprocessor of the fifth preferred embodiment has only a register group RG9 comprising registers R1 to R4 similar to the register group RG8 in the

25

10

15

fourth preferred embodiment. In Fig. 12, for the sake of convenience, two register groups RG9 are disposed in parallel.

In the fifth preferred embodiment, a compound pixel data (a video data) in which two pixels are expressed in 32 bits (for example, in arrangement of color components of "YCbYCr," each component is expressed in eight bits) is stored in registers R1 to R4 of the register group RG9. A compound pixel data handled herein is the same as that in the first preferred embodiment. In the respective registers R1 to R4, each component data is stored in storage regions (the zero-th to third bytes) which have the same number of bits as a one-component image data serving as a unit corresponding to a unit image signal of the invention (in the above example, Y, Cb or Cr component).

The respective bytes of the registers R1 and R2 of the register group RG9 are directly and electrically connected one another by a predetermined connecting line (corresponding to a clockwise rotation means in the invention), in the following manner. Like the third preferred embodiment, the registers R1 and R2, and registers R3 and R4, have totally the same connection relationship. Specifically, the zero-th byte B0 of the register R1 is connected to the second byte B2 of the register R1; the second byte B2 of the register R2; the zero-th byte B0 of the register R2 is connected to the second byte B2 of the register R2; the zero-th byte B1 of the register R2 is connected to the first byte B1 of the register R2; the second byte B2 of the register R1 and to the first byte B1 of the register R2; the second byte B2 of the register R2 is connected to the zero-th byte B0 of the register R2; and the third byte B3 of the register R2. There is also provided with a selector (not shown) which is similar to that in the fourth preferred embodiment.

With the registers R1 and R2 (R3 and R4) connected in the mentioned manner,

10

15

20

25

when an image data is read from the CPU 24, and the operator inputs a counterclockwise rotation instruction through an operation button, its signal is inputted to the selector, and then input of the register group RG9 is switched to input among the registers R1 to R4, thereby performing the image data transfer. Specifically, an image data is transferred and stored from the zero-th byte B0 of the register R1 to the second byte B2 of the register R1; from the second byte B2 of the register R2; from the zero-th byte B0 of the register R2 to the zero-th byte B0 of the register R1; from the first byte B1 of the register R2 to the first byte B1 of the register R2 and to the first byte B1 of the register R2; from the second byte B2 of the register R2 to the zero-th byte B0 of the register R2; and from the third byte B3 of the register R2 to the third byte B3 of the register R2 to the

Fig. 13 is a diagram illustrating a counterclockwise rotation processing by a coprocessor 25 in the fifth preferred embodiment. As shown in Fig. 13, a compound pixel data (a video data) is rotated 90 degrees counterclockwise and then stored by the above-mentioned inter-register transfer, as in the third preferred embodiment. As apparent from the result, in the fifth preferred embodiment, the compound pixel data rotated 90 degrees counterclockwise is returned and stored in the same register group RG9.

As stated above, the fifth preferred embodiment is characterized in that, in the register group RG8, the storage regions having the same number of bits (one byte) as a compound data serving as a unit, that is, each byte of the respective registers R1 to R4, are directly connected one another in the mentioned connection relationship. Thereby, according to input of a counterclockwise rotation instruction, an image data can be rotated 90 degrees counterclockwise by inter-byte transfer in the register R1 and R2, or R3 and R4. As compared to the case that such processing is conducted in the CPU 24

10

15

20

by software, there is no need to covert the data length of each component data as a unit, thereby the step of converting the data length and a data transfer therefor are not required. This enables to conduct the processing at a high speed and a low power consumption.

# Sixth Preferred Embodiment

A sixth preferred embodiment has the same configuration as the first preferred embodiment shown in Fig. 1, except for a coprocessor 25. In the coprocessor 25, an image data provided from a CPU 24 is rotated 90 degrees clockwise in exactly the same manner as in the second preferred embodiment, according to input of a predetermined clockwise rotation instruction. The construction and processing of the coprocessor 25 will be described as below.

Fig. 14 is a diagram illustrating schematically registers of a coprocessor 25 and a connection therebetween, in the sixth preferred embodiment. The coprocessor of the sixth preferred embodiment has 32-bit registers R1 and R2 similar to the registers in the first to fifth preferred embodiments.

In the sixth preferred embodiment, a compound pixel data (a video data) in which two pixels are expressed in 32 bits (for example, in arrangement of color components of "YCrYCb" or "YYCrCb," each component is expressed in eight bits) is stored in registers R1 and R2. A compound pixel data handled herein is the same as that in the first preferred embodiment. In the respective registers R1 and R2, each component data is stored in storage regions (the zero-th to third bytes) which have the same number of bits as a one-component image data serving as a unit corresponding to a unit image signal of the invention (in the above example, Y, Cb or Cr component).

The respective bytes of the registers R1 and R2 are directly and electrically connected with each other by a predetermined connecting line in the following manner.

Specifically, the zero-th byte B0 of the register R1 is connected to the zero-th byte B0 of

25

90017 FEB 17 19

10

15

20

the register R2; the first byte B1 of the register R1 is connected to the second byte B2 of the register R2; the second byte B2 of the register R1 is connected to the first byte B1 of the register R2; and the third byte B3 of the register R1 is connected to the third byte B3 of the register R2.

With this construction, the coprocessor 25 enables to convert a compound pixel data of a first arrangement of color components in which two pixels are expressed in 32 bits, to a compound pixel data of a second arrangement of color components in which two pixels are expressed in 32 bits. For instance, it is easily understandable from Fig. 14 that a compound pixel data (a video data) in a format of expressing "YYCrCb" as the first unit of arrangement of color components, can be converted to a compound pixel data (a video data) in a format of expressing "YCrYCb" as the second unit of arrangement of color components.

In Fig. 14, the respective bytes of the registers R1 and R2 are connected in oneto-one correspondence, and therefore, the above-mentioned conversion of arrangement of color components is reversible. In the above example of video data, when the compound pixel data in the format of "YCrYCb" as the second unit of arrangement of color components, is inputted to the register R2 and then transferred to the register R1, the compound pixel data in the format of "YYCrCb" as the first unit of arrangement of color components, can be fetched from the register R1.

As stated above, the sixth preferred embodiment is characterized in that, in the registers R1 and R2, the storage regions having the same number of bits (one byte) as a compound data serving as a unit, that is, each byte of the respective registers R1 and R2, are directly connected with each other in the mentioned connection relationship. Thereby, the format of arrangement of color components of video data can be conducted by inter-byte transfer in the register R1 and R2. As compared to the case that such

25

\_ .

15

processing is conducted in the CPU 24 by software, there is no need to covert the data length of each component data as a unit, thereby the step of converting the data length and a data transfer therefor are not required. This enables to conduct the processing at a high speed and a low power consumption.

# 5 Modifications

While the first to sixth preferred embodiments illustrate coprocessors in digital still cameras and examples of image processing performed by the coprocessors, it should be understood that the present invention is not limited thereto.

The first to sixth preferred embodiments are directed to a digital still camera as an image input apparatus, however, in other image input apparatuses such as digital video cameras, a coprocessor similar to that in these embodiments can be employed as a signal processing circuit.

Although in the first to sixth preferred embodiments, a storage means of the invention is a register or register group, the invention is applicable to other storage media such as memory, e.g., SRAM and DRAM.

In the first to sixth preferred embodiments, an 8-bit is used as the data length of an image data as a unit, and each register of the coprocessor 25 is a 32-bit register. However, multiple lengths of the data length of an image data as a unit, may be employed as a processing unit of the register. For example, a 16-bit is employed as the data length of an image data as a unit, and the coprocessor 25 performs processing with a 16-bit register.

While in the sixth preferred embodiment, conversion of arrangement of color components is achieved by transferring a compound pixel data between the registers R1 and R2, a compound pixel data after conversion may be stored in the same register, as in the fourth and fifth preferred embodiments. Specifically, in the register R1, the

20

following connections are made between the zero-th byte B0 and the zero-th byte B0; between the first byte B1 and the second byte B2; between the second byte B2 and the first byte B1; and between the third byte B3 and the third byte B3, and also a selector is provided which performs switching between input of an image data from the CPU 24, and transfer within the register R1. This enables to reduce the capacity of the register.

While the invention has been shown and described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is therefore understood that numerous modifications and variations can be devised without departing from the scope of the invention.

10

15

20

25

#### WHAT IS CLAIMED IS:

 A signal processing circuit in an image input apparatus which stores, in storage units of a main memory, a unit image signal in predetermined units that is obtained by an image pickup device and arranged in two dimensions, said signal processing circuit reading and processing said unit image signal stored in said main memory.

said signal processing circuit, comprising:

first and second storage means provided with a plurality of storage regions of the same number of bits as said unit image signal,

wherein said storage regions of said first storage means and said storage regions of said second storage means are connected one another, such that an array of said unit image signal stored in said main memory is stored in said storage regions of said second storage means in a state of being rotated 90 degrees clockwise, alternatively, 90 degrees counterclockwise, through proceeding that said unit image signal stored in said main memory is transferred and stored in said storage regions of said first storage means, and then said unit image signal stored in said storage regions of said first storage means is transferred and stored in said storage regions of said second storage means.

2. A signal processing circuit of an image input apparatus, comprising:

first and second storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in said image input apparatus and arranged in two dimensions,

wherein said storage regions of said first storage means and said storage regions of said second storage means are directly connected one another by a predetermined

10

15

connecting line, such that an array of said unit image signal stored in said storage regions of said first storage means is reflected about a centerline of said array, to be stored in said storage regions of said second storage means.

#### 3. A signal processing circuit of an image input apparatus, comprising:

first and second register groups provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in said image input apparatus and arranged in two dimensions, said first and second register groups having first to fourth registers, respectively, said first to fourth registers having zero-th to third storage regions, respectively,

wherein said zero-th storage regions of said first to fourth registers of said first register group are connected directly, by a predetermined connecting line, to said zero-th to third storage regions of said fourth register of said second register group;

said first storage regions of said first to fourth registers of said first register group are connected directly, by a predetermined connecting line, to said zero-th to third storage regions of said third register of said second register group;

said second storage regions of said first to fourth registers of said first register group are connected directly, by a predetermined connecting line, to said zero-th to third storage regions of said second register of said second register group; and

said third storage regions of said first to fourth registers of said first register group are connected directly, by a predetermined connecting line, to said zero-th to third storage regions of said first register of said second register group.

4. The signal processing circuit of an image input apparatus according to claim 3, further comprising:

20

10

15

20

a third register group having first to fourth registers which are respectively provided with zero-th to third storage regions of the same number of bits as a unit image signal in predetermined units arranged in two dimensions,

wherein said zero-th to third storage regions of said first register of said second register group are connected directly, by a predetermined connecting line, to said third to zero-th storage regions of said first register of said third register group, respectively;

said zero-th to third storage regions of said second register of said second register group are connected directly, by a predetermined connecting line, to said third to zero-th storage regions of said second register of said third register group, respectively;

said zero-th to third storage regions of said third register of said second register group are connected directly, by a predetermined connecting line, to said third to zero-th storage regions of said third register of said third register group, respectively; and

said zero-th to third storage regions of said fourth register of said second register group are connected directly, by a predetermined connecting line, to said third to zero-th storage regions of said fourth register of said third register group, respectively.

#### 5. A signal processing circuit of an image input apparatus, comprising:

second and third register groups provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in said image input apparatus and arranged in two dimensions, said second and third register groups having first to fourth registers, said first to fourth registers having zero-th to third storage regions,

wherein said zero-th to third storage regions of said first register of said second register group are connected directly, by a predetermined connecting line, to said third to zero-th storage regions of said first register of said third register group, respectively;

10

15

20

said zero-th to third storage regions of said second register of said second register group are connected directly, by a predetermined connecting line, to said third to zero-th storage regions of said second register of said third register group, respectively;

said zero-th to third storage regions of said third register of said second register group are connected directly, by a predetermined connecting line, to said third to zero-th storage regions of said third register of said third register group, respectively; and

said zero-th to third storage regions of said fourth register of said second register group are connected directly, by a predetermined connecting line, to said third to zero-th storage regions of said fourth register of said third register group, respectively.

#### 6. A signal processing circuit of an image input apparatus, comprising:

first and second storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in said image input apparatus and arranged in two dimensions,

wherein said unit image signal is one of a plurality of components forming a predetermined unit of arrangement of color components; and

said storage regions of said first storage means and said storage regions of said second storage means are directly connected one another by a predetermined connecting line, such that an array of said unit image signal stored in said storage regions of said first storage means is stored in said storage regions of said second storage means, along with a rotation conversion in which an array of said unit image signal stored in said storage regions of said first storage means is rotated 90 degrees clockwise, alternatively, 90 degrees counterclockwise, while maintaining said unit of arrangement of color components.

10

15

20

 The signal processing circuit of an image input apparatus according to claim 6, wherein

said rotation conversion is to perform only a clockwise 90 degrees rotation;

said unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of said brightness component; and

a first register group is provided as said first storage means, and a second register group is provided as said second storage means, each of said first and second register groups having first and second registers, each of said first and second registers having zero-th to third storage regions storing said brightness component and said two color components;

and wherein said zero-th storage region of said first register of said first register group is connected directly, by a predetermined connecting line, to said zero-th storage region of said second register of said second register group;

said second storage region of said first register of said first register group is connected directly, by a predetermined connecting line, to said zero-th storage region of said first register of said second register group;

said zero-th storage region of said second register of said first register group is connected directly, by a predetermined connecting line, to said second storage region of said second register of said second register group;

said first storage region of said second register of said first register group is connected directly, by a predetermined connecting line, to said first storage region of said first register of said second register group and to said first storage region of said second register of said second register group;

10

15

20

said second storage region of said second register of said first register group is connected directly, by a predetermined connecting line, to said second storage region of said first register of said second register group; and

said third storage region of said second register of said first register group is connected directly, by a predetermined connecting line, to said third storage region of said first register of said second register group and to said third storage region of said second register of said second register group.

 The signal processing circuit of an image input apparatus according to claim 6, wherein

said rotation conversion is to perform only a counterclockwise 90 degrees rotation:

said unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of said brightness component; and

first register group is provided as said first storage means, and second register group is provided as said second storage means, each of said first and second register groups having the first and second registers, each of said first and second registers having zero-th to third storage regions storing said brightness component and said two color components;

and wherein said zero-th storage region of said first register of said first register group is connected directly, by a predetermined connecting line, to said second storage region of said first register of said second register group;

said second storage region of said first register of said first register group is

10

15

20

connected directly, by a predetermined connecting line, to said second storage region of said second register of said second register group;

said zero-th storage region of said second register of said first register group is connected directly, by a predetermined connecting line, to said zero-th storage region of said first register of said second register group;

said first storage region of said second register of said first register group is connected directly, by a predetermined connecting line, to said first storage region of said first register of said second register group and to said first storage region of said second register of said second register group;

said second storage region of said second register of said first register group is connected directly, by a predetermined connecting line, to said zero-th storage region of said second register of said second register group; and

said third storage region of said second register of said first register group is connected directly, by a predetermined connecting line, to said third storage region of said first register of said second register group and to said third storage region of said second register group.

#### 9. A signal processing circuit of an image input apparatus, comprising:

storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in said image input apparatus and arranged in two dimensions, said unit image signal being one of a plurality of components forming a predetermined unit of arrangement of color components; and

clockwise rotation means with which, in response to input of a predetermined clockwise rotation instruction signal, an array of a unit image signal that is stored in said

10

15

storage regions of said storage means is rotated 90 degrees clockwise, while maintaining said unit of arrangement of color components, and then stored in said storage regions of said storage means.

10. The signal processing circuit of an image input apparatus according to claim 9, wherein

said unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of said brightness component; and

a register group is provided as said storage means, said register group having first and second registers, each of said first and second registers having zero-th to third storage regions storing said brightness component and said two color components;

and wherein in response to input of said clockwise rotation instruction signal, with said clockwise rotation means,

a unit image signal in said zero-th storage region of said first register is stored in said zero-th storage region of said second register;

a unit image signal in said second storage region of said first register is stored in said zero-th storage region of said first register;

a unit image signal in said zero-th storage region of said second register is stored in said second storage region of said second register;

a unit image signal in said first storage region of said second register is stored in said first storage region of said first register and said first storage region of said second register;

a unit image signal in said second storage region of said second register is

25

stored in said second storage region of said first register; and

a unit image signal in said third storage region of said second register is stored in said third storage region of said first register and said third storage region of said second register.

5

10

15

20

25

## 11. A signal processing circuit of an image input apparatus, comprising:

storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in said image input apparatus and arranged in two dimensions,

wherein said unit image signal is one of a plurality of components forming a predetermined unit of arrangement of color components; and

counterclockwise rotation means with which, in response to input of a predetermined counterclockwise rotation instruction signal, an array of a unit image signal that is stored in said storage regions of said storage means is rotated 90 degrees counterclockwise, while maintaining said unit of arrangement of color components, and then stored in said storage regions of said storage means.

12. The signal processing circuit of an image input apparatus according to claim 11, wherein

said unit of arrangement of color components is composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of said brightness component; and

a register group is provided as said storage means, said register group having first and second registers, each of said first and second registers having zero-th to third

10

15

storage regions storing said brightness component and said two color components;

and wherein in response to input of said counterclockwise rotation instruction signal, with said counterclockwise rotation means;

a unit image signal in said zero-th storage region of said first register is stored in said second storage region of said first register;

a unit image signal in said second storage region of said first register is stored in said second storage region of said second register;

a unit image signal in said zero-th storage region of said second register is stored in said zero-th storage region of said first register;

a unit image signal in said first storage region of said second register is stored in said first storage region of said first register and said first storage region of said second register;

a unit image signal in said second storage region of said second register is stored in said zero-th storage region of said second register; and

a unit image signal in said third storage region of said second register is stored in said third storage region of said first register and said third storage region of said second register.

# 3. A signal processing circuit of an image input apparatus, comprising:

first and second storage means provided with a plurality of storage regions of the same number of bits as a unit image signal in predetermined units that is obtained by an image pickup device in said image input apparatus and arranged in two dimensions,

wherein said unit image signal is one of a plurality of components forming a predetermined unit of arrangement of color components; and

said storage regions of said first storage means and said storage regions of said

25

10

15

20

second storage means are directly connected one another by a predetermined connecting line, such that each of unit image signals stored in said storage regions in order to form a first unit of arrangement of color components in said first storage means, is converted to a second unit of arrangement of color components, and then stored in said storage regions of said second storage means.

 The signal processing circuit of an image input apparatus according to claim 13, wherein

said first and second unit of arrangement of color components are composed of one brightness component and two color components of which frequency in the horizontal or vertical allocation is one-half the frequency in the horizontal or vertical allocation of said brightness component; and

a first register is provided as said first storage means, and a second register is provided as said second storage means, each of said first and second registers having the zero-th to third storage regions storing said brightness component and said two color components:

and wherein said zero-th storage region of said first register is connected directly to said zero-th storage region of said second register by a predetermined connecting line;

said first storage region of said first register is connected directly to said second storage region of said second register by a predetermined connecting line;


said second storage region of said first register is connected directly to said first storage region of said second register by a predetermined connecting line; and


said third storage region of said first register is connected directly to said third storage region of said second register by a predetermined connecting line.


10


#### ABSTRACT OF THE DISCLOSURE

A signal processing circuit is provided which can perform high-speed image rotation, reflection, and the like, by such a configuration that an image input apparatus, e.g., a digital still camera, has a coprocessor connected to a CPU; the coprocessor has register groups (RG1 to RG4) which are electrically connected one another, each register group having registers (R1 to R4) of 32 bits length; and the registers (R1 to R4) store a one-byte image data in the zero-th to third bytes, respectively. When an image data read from the CPU to the register group (RG3) is transferred to the register group (RG1) through the register group (RG2), the image can be rotated 90 degrees counterclockwise. Also, other processing such as a clockwise 90 degrees rotation, symmetrical reflection in horizontal direction, etc. can be conducted at a high speed, without converting the data length of an image data.











OBLON ET AL (703) 413-3000 DOCKET # 6349-6024-12 SHEET




5					
REGISTER GROUP RG1	ო	7	Cb	Υ	C
3ROL	7	Υ	Cb Cb Cb	_	Cr Cr Cr
EB	-	>	Cb	>	Cr
GIST	0	Υ	СЬ	Υ	Cr
æ	Byte 0	R4	R3	R2	H 1
162				,	
F F	က	C	Ö	Y Cr	Y Cb Y Cr
SRO	2	>	>		>
ËB	-	СЬ	Y Cb Y	СЬ	СЬ
REGISTER GROUP RG2	0	$\forall$	Y	Y	Υ
ēε.	Byte 0 1	R4	F/G F(B) R3	, 5 ( B ) R2	R1
			<i>y</i> / <i>y</i>	) `	




R65	က	Cr1	Cr1	Cr5	Cr5
SROUP	2	Y0	۲1	Υ4	Υ5
REGISTER GROUP RG5	-	Y2 Cb0 Y0 Cr1	Y3 Cb0 Y1 Cr1	Y6 Cb4 Y4 Cr5	Y7 Cb4 Y5 Cr5
REGIS	Byte 0 1	Y2	۲3	γ6	۲۲
	Byte	84 4	ВЗ	R2	œ
			CLOCKWISE 90° ROTATION		
R64	က	Cr1	Cr3	Cr5	Cr7
ROUP	2	71	۲3	Υ5	77
REGISTER GROUP RG4	-	Y0 Cb0 Y1 Cr1	Y2 Cb2 Y3 Cr3	Y4 Cb4 Y5 Cr5	Y6 Cb6 Y7 Cr7
REGIS	Byte 0 1	γ0	Y2	Υ4	λ6
	Byte	R4	R3	R2	ж Т

OBLON ET AL (703) 413-3000 DOCKET # 638.0014.2 SHEET 3 OF 14



RG7	က	Cr1	Cr1	Cr5	Cr5
SROUP	2	۲3	۲2	۲۲	76
REGISTER GROUP RGT	-	Y1 Cb0 Y3 Cr1	YO CbO Y2 Cr1	Y5 Cb4 Y7 Cr5	Y4 Cb4 Y6 Cr5
REGIS .	Byte 0 1 2	11	٧0	۲5	γ4
	Byte	R4	R3	R2	H
			COUNTERCLOCKWISE 90° ROTATION	•	
RG6	က	Cr1	Cr3	Cr5	Cr7
ROUP	2	۲1	۲3	γ5	۲۲
REGISTER GROUP RG6	-	YO CbO Y1 Cr1	Y2 Cb2 Y3 Cr3	Y4 Cb4 Y5 Cr5	Y6 Cb6 Y7 Cr7
REGIS	Byte 0 1 2 3	YO	۲2	Υ4	γ6
	Byte	R4	ВЗ	R2	H.1


F1G. 9



....


F1G. 11

RG8	ო	Cr1	Cr1	Cr5	Cr5
ROUP	2	YO	۲1	Υ4	γ5
REGISTER GROUP RG8	-	Y2 Cb0 Y0 Cr1	Y3 Cb0 Y1 Cr1	Y6 Cb4 Y4 Cr5	Y7 Cb4 Y5 Cr5
REGIS	Byte 0 1 2 3	Y2	۲3	γ6	77
	Byte	B4	ВЗ	R2	H H
		CLOCKWISE	ROTATION INSTRUCTION		
RG8	က	Cr1	Cr3	Cr5	Cr7
ROUP	2	۲1	۲3	۲5	7
REGISTER GROUP RG8	-	YO Cb0 Y1 Cr1	Y2 Cb2 Y3 Cr3	Y4 Cb4 Y5 Cr5	Y6 Cb6 Y7 Cr7
REGIS	0	9	Y2	γ4	γ.
	Byte 0 1 2 3	R4	ВЗ	R2	щ Г



13	
$\mathcal{O}$	
7	

R69	9	Cr1	Cr1	Cr5	Cr5
ROUP	2	۲3	۲2	Y7	γ6
REGISTER GROUP RG9	-	Y1 Cb0 Y3 Cr1	Y0 Cb0 Y2 Cr1	Y5 Cb4 Y7 Cr5	Y4 Cb4 Y6 Cr5
REGIS	Byte 0 1 2 3	71	ΥO	Υ5	γ4
	Byte.	R4	R3	R2	<b>.</b>
			ROTATION INSTRUCTION		
RG9	3	Cr1	Cr3	Cr5	Cr7
ROUP	2	71	۲3	۲5	Y7
REGISTER GROUP RG9	·-	YO CbO Y1 Cr1	Y2 Cb2 Y3 Cr3	Y4 Cb4 Y5 Cr5	Y6 Cb6 Y7 Cr7
	Byte 0 1 2 3	γ0	۲2	γ4	λ6
	Byte	R4	R3	R2	R1



# Declaration and Power of Attorney For Patent Application

# 特許出願宣言書及び委任状

# Japanese Language Declaration

## 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:
私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。	My residence, post office address and citizenship are as stated next to my name.
下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者(下記の氏 (名が一つの場合)もしくは最初かつ共同発明者(下記の名称が 複数の場合)であると信じています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled.  SIGNAL PROCESSING CIRCUIT OF IMAGE INPUT APPARATUS
を	the specification of which  is attached hereto.  was filed on as United States Application Number or PCT International Application Number and was amended on (if applicable).
私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容 を理解していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
私は、連邦規則法典第37編第1条56項に定義されるとおり、特許 資格の有無について重要な情報を開示する義務があることを認 めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Page 1 of \_3

#### Japanese Language Declaration (日本語宣言書)

私は、米国法典第35編119条 (a) - (d) 項又は365条 (b) 項に基づき下記の、米国以外の国の少なくとも一ヵ国を指定している特許協力条約365 (a) 項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s) 外国での先行出願

外国での元行出順 P11-035703 JAPAN (Number) (County) (番号) (回名) (Number) (County) (番号) (国名)

(Application No.) (出願番号)

(Filing Date) (出願日)

型 私は、下記の米国法典第35編120条に基づいて下記の米国特許 出期に記載された権利、又は米国を指定している特許協力条約 (365条 (c) に基づく権利をここに主張します。また、本出願の各 構定者由の内容が米国法典第35編112条第1項又は特許協力条約で 構定者も九方法で先行する米国特許出願に開示されていない限 は、その先行米国出願書提出日以降で本出願書の日本国内また (24等)等協力条約国際提出日までの期間中に入手された、連邦規 別法典第37編1条56页で定義された特許資格の有無に関する重要 を情報について開示義務があることを認識しています。

(Application No.) (出願番号)

(Filing Date) (出願日)

(Application No.) (出願書品) (Filing Date) (出願日)

私は、私自信の知識に基づいて本宣言書中で私が行なう表明が 真実であり、かつ私の入手した情報と私の信じるところに基づ く表明が全て真実であると信じていること、さらに故意になさ れた虚偽の表明及びそれと同等の行為は米国法典第18編第1001 条に基づき、罰金または拘禁、もしくはその両方により処罰され ること、そしてそのような故意による虚偽の声明を行なえば、 出願した、又は既に許可された特許の有効性が失われることを 認識し、よってここに上記のごとく宣替を数します。 I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

	Priority	Claimed
	優先	権主張
February 15, 1999	<u></u>	
(Day/Month/Year Filed)	Yes	No
(出願年月日)	はい	いいえ
(Day/Month/Year Filed)	Yes	No
(出願年月日)	はい	いいえ

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号) (Filing Date) (出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(e) of any PCI International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filling date of the prior application and the national or PCT International filling date of application.

(Status: Patented, Pending, Abandoned) (現況:特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned) (現況:特許許可濟、係屬中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Page 2 of \_\_3

#### Japanese Language Declaration (日本語宣言書)

委任状:私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。

(弁護士、または代理人の指名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)

Norman F. Obton, Registration Number 24,616, Marin J. Spivak, Registration Number 24,913; C. Invin McClelland, Registration Number 21,124; Gregory J. Maier, Registration Number 25,559; Arthur I. Neusstatt, Registration Number 28,649; Rejestration Number 27,757; James D. Hamilton, Registration Number 28,242; Eschardt H. Kusetters, Registration Number 28,267; Robert T. Pous, Registration Number 29,059; Charles L. Gricz, Registration Number 25,359; Vincent J. Sunderdick, Registration Number 29,067; Robert T. Grause, Registration Number 29,067; William E. Beaumonn, Registration Number 30,069; Steven B. Kelber, Registration Number 32,369; Vincent J. Sunderdick, Registration Number 32,269; John Paul Lavaleye, Registration Number 33,589; Richard L. Treanor, Registration Number 32,269; John T. Gookseain, Registration Number 33,589; Richard L. Treanor, Registration Number 36,359; William J. Healey, Registration Number 36,160; Richard L. Chinn, Registration Number 36,467; William J. Healey, Registration Number 30,107; Cad E. Schlier, Registration Number 30,007; Cad E. Sch

Registration Number 34,426; James J. Kulbaski, Registration Number 35,299; and J. Derek Mason, Registration Number 35,299; and J. Derek Mason, Registration Number 35,299; and J. Derek Mason, Registration Number 36,426; James J. Kulbaski, Registration Number 36,426; James J. Control Number 36,426; James J.	gistration Number 34,64 gistration Number 35,27	<ol> <li>Catherine B. Richardson, Registration Number 39,007; Richard A. Neifeld O; with full powers of substitution and revocation.</li> </ol>	
書類送付先	Send Correspondence to:		
ros, uni		OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C. FOURTH FLOOR 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON, VIRGINIA 22212 U.S.A.	
- 東接電話連絡先: (名前及び電話番号) - 京接電話連絡先: (名前及び電話番号)		Direct Telephone Calls to: (name and telephone number) (703) 413-3000	
・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・		Full name of sole or first inventor Gen SASAKI	
※ 発明者の署名	日付	Inventor's signature Date Feb. 7, 2000	
住所		Residence OSAKA, JAPAN	
国籍		Citizenship JAPAN	
私書箱		Post Office Address C/o MEGA CHIPS CORPORATION, 5-36 Miyahara 4-chome, Yodogawa-ku, Osaka-shi, OSAKA 532-0003 JAPAN	
第二共同発明者		Full name of second joint inventor, if any	
第二共同発明者の署名	日付	Second Inventor's signature Date	
住所		Residence	
国籍		Citizenship	
私書箱		Post Office Address	

(第三以降の共同発明者についても同様に記載し、署名すること)

(Supply similar information and signature for third and subsequent joint inventors.)

Page 3 of \_3\_